qmk_firmware/drivers/avr/i2c_master.c

219 lines
5.2 KiB
C
Raw Normal View History

/* Library made by: g4lvanix
* Github repository: https://github.com/g4lvanix/I2C-master-lib
*/
#include <avr/io.h>
#include <util/twi.h>
#include "i2c_master.h"
2018-06-13 03:37:06 +00:00
#include "timer.h"
#define F_SCL 400000UL // SCL frequency
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)
void i2c_init(void)
{
2018-05-16 02:30:58 +00:00
TWSR = 0; /* no prescaler */
TWBR = (uint8_t)TWBR_val;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_start(uint8_t address, uint16_t timeout)
{
// reset TWI control register
2018-06-12 18:27:22 +00:00
TWCR = 0;
2018-05-16 02:30:58 +00:00
// transmit START condition
TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
uint16_t timeout_timer = timer_read();
while( !(TWCR & (1<<TWINT)) ) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-05-16 02:30:58 +00:00
// check if the start condition was successfully transmitted
2018-06-23 01:26:30 +00:00
if(((TW_STATUS & 0xF8) != TW_START) && ((TW_STATUS & 0xF8) != TW_REP_START)){ return I2C_STATUS_ERROR; }
2018-05-16 02:30:58 +00:00
// load slave address into data register
TWDR = address;
// start transmission of address
TWCR = (1<<TWINT) | (1<<TWEN);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
timeout_timer = timer_read();
while( !(TWCR & (1<<TWINT)) ) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-05-16 02:30:58 +00:00
// check if the device has acknowledged the READ / WRITE mode
uint8_t twst = TW_STATUS & 0xF8;
2018-06-23 01:26:30 +00:00
if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return I2C_STATUS_ERROR;
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_write(uint8_t data, uint16_t timeout)
{
// load data into data register
TWDR = data;
// start transmission of data
TWCR = (1<<TWINT) | (1<<TWEN);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
uint16_t timeout_timer = timer_read();
while( !(TWCR & (1<<TWINT)) ) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
if( (TW_STATUS & 0xF8) != TW_MT_DATA_ACK ){ return I2C_STATUS_ERROR; }
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
int16_t i2c_read_ack(uint16_t timeout)
{
2018-05-16 02:30:58 +00:00
// start TWI module and acknowledge data after reception
2018-05-16 02:30:58 +00:00
TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
uint16_t timeout_timer = timer_read();
while( !(TWCR & (1<<TWINT)) ) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-06-13 03:37:06 +00:00
// return received data from TWDR
return TWDR;
}
2018-06-23 01:26:30 +00:00
int16_t i2c_read_nack(uint16_t timeout)
{
2018-05-16 02:30:58 +00:00
// start receiving without acknowledging reception
TWCR = (1<<TWINT) | (1<<TWEN);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
uint16_t timeout_timer = timer_read();
while( !(TWCR & (1<<TWINT)) ) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-06-13 03:37:06 +00:00
// return received data from TWDR
return TWDR;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout)
{
2018-06-23 01:26:30 +00:00
i2c_status_t status = i2c_start(address | I2C_WRITE, timeout);
if (status) return status;
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
for (uint16_t i = 0; i < length; i++) {
status = i2c_write(data[i], timeout);
if (status) return status;
}
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
status = i2c_stop(timeout);
if (status) return status;
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout)
{
2018-06-23 01:26:30 +00:00
i2c_status_t status = i2c_start(address | I2C_READ, timeout);
if (status) return status;
for (uint16_t i = 0; i < (length-1); i++) {
status = i2c_read_ack(timeout);
if (status >= 0) {
data[i] = status;
} else {
return status;
}
}
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
status = i2c_read_nack(timeout);
if (status >= 0 ) {
data[(length-1)] = status;
} else {
return status;
}
status = i2c_stop(timeout);
if (status) return status;
2018-05-16 02:30:58 +00:00
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout)
{
2018-06-23 01:26:30 +00:00
i2c_status_t status = i2c_start(devaddr | 0x00, timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
status = i2c_write(regaddr, timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
for (uint16_t i = 0; i < length; i++) {
status = i2c_write(data[i], timeout);
if (status) return status;
}
2018-06-23 01:26:30 +00:00
status = i2c_stop(timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout)
{
2018-06-23 01:26:30 +00:00
i2c_status_t status = i2c_start(devaddr, timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
status = i2c_write(regaddr, timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
status = i2c_start(devaddr | 0x01, timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
for (uint16_t i = 0; i < (length-1); i++) {
status = i2c_read_ack(timeout);
if (status >= 0) {
data[i] = status;
} else {
return status;
}
}
2018-06-23 01:26:30 +00:00
status = i2c_read_nack(timeout);
if (status >= 0 ) {
data[(length-1)] = status;
} else {
return status;
}
status = i2c_stop(timeout);
if (status) return status;
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}
2018-06-23 01:26:30 +00:00
i2c_status_t i2c_stop(uint16_t timeout)
{
// transmit STOP condition
TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
2018-06-13 03:37:06 +00:00
2018-06-20 20:26:43 +00:00
uint16_t timeout_timer = timer_read();
while(TWCR & (1<<TWSTO)) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 20:26:43 +00:00
return I2C_STATUS_TIMEOUT;
2018-06-13 03:37:06 +00:00
}
2018-06-20 20:26:43 +00:00
}
2018-06-13 03:37:06 +00:00
2018-06-23 01:26:30 +00:00
return I2C_STATUS_SUCCESS;
}